


APPLICATION NOTE 167-16
DATA DOMAIN MEASUREMENT SERIES

Functional analysis of Intel 4040 microprocessor systems.




1. INTRODUCTION

This application note is designed to assist the 4040 Microprocessor family user in the real time analysis of his system in both design and troubleshooting environments. This note demonstrates real-time analysis of program flow, triggering on a specific event, as well as paging techniques.

The 4040 microprocessor, which is the heart of the 4040 microcomputer family, is fabricated with P-channel silicon gate MOS technology and operates from +5 volt and -10 volt power supplies. The 4040 features a 4-bit parallel CPU with 60 instructions. The 4040 can directly address 4k 8-bit instruction words of program memory or 8k with bank switching, and 5120 bits of data storage RAM. Up to 16 4-bit input ports and 16 4-bit output ports can also be addressed directly. Twenty-four randomly accessible index registers are provided internal to the microprocessor for temporary data storage. The 4040 microprocessor operates at clock rates to approximately 750 kHz.

2. PIN ASSIGNMENTS



SUMMARY OF CONTROL LINES

- STPA** Signal acknowledges that the processor has entered the Stop mode.
- STP** A logic "1" level on this input causes the processor to enter the Stop mode.
- INT** A logic "1" level on this input causes the processor to enter the Interrupt mode.
- INTA** Signal acknowledges receipt of an Interrupt command and prevents additional Interrupts from entering the processor. Signal remains active until cleared by the BBS instruction.

φ1, φ2 Non-overlapping clock signals that determine microprocessor timing.

RESET A "1" level applied to RESET clears all flag and status flip-flops and forces the program counter to 0. RESET must be applied for 96 clock cycles (12 machine cycles) to completely clear all address and index registers.

TEST Input. The logic state of TEST can be examined with JCN instruction.


SYNC Synchronization signal indicating beginning of instruction cycle to ROM and RAM chips.

CM-RAM 0 thru CM-RAM 3 Lines function as bank select signals for the RAM chips in the system.

CM-ROM 0 CM-ROM 1 Bank selection signals for program ROM chips in the system.

CY The state of the carry flip-flop is present on this output and updated each X1 time.

3. PROBE CONNECTIONS



A system that will not "come up" can frequently be debugged by monitoring address flow alone. The 4040 CPU chip has a four-bit data bus, on which the 12-bit address is multiplexed during A 1, A 2, and A 3 states of the 4040 machine cycle. In order to view the demultiplexed 12-bit address on a 1600A, your 4040 system must use 4008/4009 Standard Memory and I/O Interface Sets, 4289 Standard Memory Interfaces, or similar logic circuits that provide a demultiplexed address bus. If your system uses memory chips that internally decode the multiplexed address, such as the 4001 ROM, you can monitor the microprocessor data bus as described in parts 9 and 10 of this application note.

NOTE:

Although the 4040 Microprocessor does not provide a unique clock for the Logic State Analyzer at the proper time (end of A 3 state) in the instruction cycle, the CM-ROM line is always true at A 3 and can be used as a clock signal. However, CM-ROM also occurs at states M 1, M 2, and X 2 during the execution of some instructions. This would result in invalid data being displayed by the Analyzer. By constructing the circuit shown in figure 1, you can ensure a correct state display. Use CM-ROM 0 if monitoring program stored in ROM bank 0, or CM-ROM 1 if monitoring program stored in ROM bank 1.




Figure 1. Circuit for Deriving a Clock for the 1600A from 4040 Sync, CM-ROM, and φ2 signals.

4. SETTING THE CONTROLS

Turn power on and set Logic State Analyzer controls as follows:

- Display Mode Table A
- Sample Mode ¹ SGL
- Trigger Mode
- NORM/ARM NORM
- LOCAL/BUS LOCAL
- OFF/WORD WORD

7. VIEWING ADDRESS, DATA, AND CONTROLS

When program deviations are found, the reason may be as simple as a program error or as complicated as a hardware failure on the data bus or command lines. Additional input channels now become very desirable.

By combining the 1600A and 1607A the display and trigger capability can be expanded to 32 bits wide, allowing the 12-bit address, 8-bit data word and up to 12 other active control signals to be viewed simultaneously. The hookup is easy:

1. Connect data cable between rear panel connectors.
2. Connect trigger bus cable between front panel bus connectors.
3. Set 1600A controls as described in Section 4 with the following exception: set display mode to Table A & B.
4. Set 1607A controls as follows:

Sample Mode SGL
 Start Display ON
 Trigger Mode
 NORM/ARM NORM
 LOCAL/BUS BUS
 OFF/WORD OFF
 Threshold, Logic, Clock same as 1600A
 All other pushbuttons out position
 Q0, Q1 OFF

5. Connect data and clock inputs for 1607A as follows:

- a. Connect 1607A Data inputs 0 through 7 to RD 0 through RD 7 outputs of 1702A ROM chip (pins 4 through 11 in order).

- b. Connect 1607A Data Input 8 to CY output of 4040 chip (pin 24).
 - c. Connect 1607A clock input to signal used to clock 1600A.
 - d. Connect grounds to appropriate points.
6. After a display is on screen, set the 1607A blanking to display nine columns.

8. DISPLAY INTERPRETATION OF ADDRESS, DATA AND CONTROL LINES

By displaying both address, data and control lines, it is now possible to confirm exact system operation with respect to the output routine. Consider the program listing, figure 4b. The first address, 040, contains an STC instruction. The second address, 041, is the address of the first word of a two-word JUN instruction. These two instructions are shown in lines 1 through 3 of the state display, figure 4a. Line 1 shows the address (0000 0100 0000) and instruction code (1111 1010) of the STC instruction. Lines 2 and 3 show the addresses of the two words that make up the JUN instruction. The first byte (0100) of the JUN instruction is the operation code and the remaining three bytes (0000 0100 0100) is the address that program control is transferred to. Examination of line 4 of the state display shows that program control was indeed transferred to the specified address which contains an RAR instruction (instruction code 1111 0110). Line 5 of the state display corresponds to the STC (Set Carry) instruction at address 045. Proper execution of the STC instruction is confirmed by observing that the carry bit (CY column) in line 6 of the state display is a one. The one shows up in the CY column one cycle after the STC instruction because the 1600A is clocked during A 3 state, i.e., before the instruction is executed. Thus the 1600A does not see the results of the instruction execution until the next A 3 state.

Each line of the display can be examined in a similar fashion to reveal exact program operation.




Figure 4. System Response to Output Routine On Address, Data and Control Lines.



Application Notes in the 167 series with the primary instrument(s) used in parenthesis.

- | | |
|---|---|
| 167-1 The Logic Analyzer (5000A). | 167-9 Functional Analysis of Motorola M6800 Microprocessor Systems (1600A and 1607A). |
| 167-2 Digital Triggering for Analog Measurements (1601L). | 167-10 Using the 1620A for Serial Pattern Recognition (1620A). |
| 167-3 Functional Digital Analysis (1601L). | 167-11 Functional Analysis of Intel 8008 Microprocessor Systems (1600A). |
| 167-4 Engineering in The Data Domain Calls for a New Kind of Digital Instrument (Describes measurement problems and various solutions with applicable instruments.) | 167-12 Functional Analysis of Fairchild FB Microprocessor Systems (1600A and 1607A). |
| 167-5 Troubleshooting in the Data Domain is Simplified by Logic Analyzers (1600A and 1607A). | 167-13 The Role of Logic State Analyzers in Microprocessor Based Designs (1600A and 1607A). |
| 167-6 Mapping, a Dynamic Display of Digital System Operation (1600A). | 167-14 Functional Analysis of 8080 Microprocessor Systems (1600A and 1607A). |
| 167-7 Supplementary Data from Map Displays without Changing Probes (1600A). | 167-15 Functional Analysis of Intel 4004 Microprocessor Systems (1600A and 1607A). |
| 167-8 Stable Displays of Disc System Waveforms Synchronized to Record Address (1620A). | |

For More Information, Call Your Local HP Sales Office or, in U.S., East (201) 265-5000. Midwest (312) 677-0400. South (404) 436-6181. West (213) 877-1282. Or, Write: Hewlett-Packard, 1501 Page Mill Road, Palo Alto, California 94304. In Europe, Post Office Box 85, CH-1217 Meyrin 2, Geneva, Switzerland. In Japan, YHP, 1-59-1, Yoyogi, Shibuya-Ku, Tokyo, 151.